

1. <i>Staphylococcus aureus</i> (10 <sup>8</sup> CFU/ml) 2. <i>Staphylococcus aureus</i> (10 <sup>6</sup> CFU/ml) 3. <i>Staphylococcus aureus</i> (10 <sup>4</sup> CFU/ml) 4. <i>Staphylococcus aureus</i> (10 <sup>2</sup> CFU/ml) 5. <i>Staphylococcus aureus</i> (10 <sup>0</sup> CFU/ml)	
1	100
2	100
3	100
4	100
5	100
6	100
7	100
8	100
9	100
10	100
11	100
12	100
13	100
14	100
15	100
16	100
17	100
18	100
19	100
20	100
21	100
22	100
23	100
24	100
25	100
26	100
27	100
28	100
29	100
30	100
31	100
32	100
33	100
34	100
35	100
36	100
37	100
38	100
39	100
40	100
41	100
42	100
43	100
44	100
45	100
46	100
47	100
48	100
49	100
50	100
51	100
52	100
53	100
54	100
55	100
56	100
57	100
58	100
59	100
60	100
61	100
62	100
63	100
64	100
65	100
66	100
67	100
68	100
69	100
70	100
71	100
72	100
73	100
74	100
75	100
76	100
77	100
78	100
79	100
80	100
81	100
82	100
83	100
84	100
85	100
86	100
87	100
88	100
89	100
90	100
91	100
92	100
93	100
94	100
95	100
96	100
97	100
98	100
99	100
100	100

### Application Based on

Docket 81382JDL

**Inventors:** Shawn E. O'Hara, William L. Chapman and Yee S. Ng

## COARSE AND FINE ELECTRONIC BOW CORRECTION FOR A WRITER

Commissioner for Patents,  
ATTN: BOX PATENT APPLICATION  
Washington, D. C. 20231

Express Mail Label No.: EL603349030US

Date: 5/30/01

**COARSE AND FINE ELECTRONIC BOW CORRECTION**  
**FOR A WRITER**

Background of the Invention

5

Field of the Invention

The present invention pertains to bow correction techniques within linear arrays and, more particularly, to more efficient designs that provide increased bow correction while requiring less circuit interconnects than previous designs.

10

Description Relative to the Prior Art

15 The use of mechanical placement devices to arrange elements in linear arrays results in inherent deviations from true linear placement. The types of elements that are typically placed into linear arrangements can be those that receive data, as well as those that transmit data. Among these are full width scanner, full width ink jet printers, as well as electrostatic printers. Ink jet and electrostatic printers need to place LEDs and their associated drivers in linear arrays. Full width scanners need to place sensors into linear arrays.

20 In each of the aforementioned cases, there are prior art references detailing methods and apparatuses for increasing the linearity of elements used within these devices. The description that follows deals specifically with electrophotographic arts. However, it should be understood that similar or identical issues are relevant to the

25 additional types of receiving and transmitting elements requiring linear placement.

In electrophotographic arts, there is inherent process variability in printhead manufacturing and lens assembly, resulting in individual LED exposure paths that are not directly in line with each other in what is commonly termed the in-track direction (IT). Several causes are: variability of LED placement on the chip; skewed LED chip placement on the substrate; non-linearity of lenses; variability of lenses; inherent bow in lenses; mechanical mounting processes, as well as other causes. The term "bow," as used within this document, references a curved line of LEDs. Ideally, of course, is to have no "bow" effect on an LED exposure plane, as shown below in FIG. 2a that is perfectly straight. This is particularly crucial for a multi-station printing device, or multiple color tandem machine, since printheads with similar direction and magnitude "bow" need to be used within the same machine in order to provide acceptable color-to-color registration.

After the electrophotographic writers have been assembled with the optics, the pixel deviation of the writer (from a straight line) can be measured on the image plane. In many cases, the pixel position deviation from the in-track direction (bow) can be more than the pitch of the pixel (for example for a 600 dpi system, the bow can be larger than 1/600"). Prior art teachings have shown that this type of pixel position deviation can be corrected electronically using digital circuitry on the printhead writer. One such disclosure is U.S. Patent No. 5,585,386, issued to Pham et al and assigned commonly with the present invention. The teachings of U.S. Patent No. 5,585,386 are useful in reducing color-to-color misregistration that occurs within a tandem printing machine and also to correct misalignment in

printhead systems having a pixel deviation within elements of the printhead writer. This prior art document illustrates an electronic adjustment to rearrange the electronic printing data that is misaligned into the proper pixel line. There is a shortcoming within U.S. Patent  
5 No. 5,585,386 in that it the circuit provided to correct the misalignment of pixels results in numerous circuit interconnects which must be carried through the printhead board to the LED drivers. Also, the disclosure of U.S. Patent No. 5,585,386 provides for a pixel alignment correction circuit design that employs numerous  
10 semiconductor devices that, in total, use a large amount of space.

FIG. 2b is an example of LED misalignment in a printhead due to positional variations across the length of the printhead. The circles are the ends of the LED chip arrays. Note that this particular printhead contains two separate bow effect areas. There is a negative  
15 bow curve in the first half (left side of graph) of the writer LED placement measurements, then the center comes back close to desired, then another negative bow curve is measured in the second half of the writer. This is just one writer example - any shape and combination of shapes is possible from one device to the next. Current alignment  
20 methods specify very tight tolerances on LED locations by: measuring incoming LED placement locations, sorting the printheads in accordance with the resulting bow, and then selecting printheads having similar bow characteristic to be used in the same machine. Referring, again, to FIG. 2b, which shows a rather unique dual bow  
25 shape, the possibilities of matching unique characteristic shapes with multiple other printheads becomes increasingly difficult. The cost of sorting printheads for manufacturing, inventory and service is

09070305 1053001

5

## Summary of the Invention

10

15

20

25

5

15

20

25

09870305-053004  
TOP SECRET

The second embodiment of the present invention uses fewer interconnects between the interface board and the printhead substrate than the first embodiment. This result of fewer interconnects comes at the expense of an increase in the amount of circuitry placed within the

5 ASICs on the printhead substrate. This results in fewer signals that must then be carried throughout the printhead itself. However, the result is that additional circuitry must be placed in the ASICs on the printhead substrate itself. The second embodiment of the present invention provides a printhead apparatus that creates the necessary

10 signals on the printhead substrate within ASICs that provide the LED drivers themselves, thereby eliminating the need to import these signals from the electronic circuit board that interfaces with the printhead.

These and other objects are provided by the present invention

15 by a bow correction circuit for the linear arrangement of elements comprising: a substrate assembly having a plurality of elements, each having associated driver subassemblies, each of the elements representing a pixel within a line; an interface board coupled to the substrate assembly, the interface board having circuitry that processes

20 image data for the elements; a course bow correction circuit on the interface board that electronically arranges the pixels to improve linearity by integral numbers of pixel pitch; and a fine bow correction circuit located at least partially on the substrate, the fine bow correction circuit providing a first circuit common to a plurality of the

25 elements and a second circuit dedicated to a specific element, the second circuit selecting one of a set of a delays that improves linearity of the pixels within the line by a fraction of a pixel pitch.

### Brief Description of the Drawings

The invention and its objects and advantages will become apparent upon reading the following detailed description and upon  
5 reference to the drawings, in which:

FIG. 1 is an assembly drawing illustrating a writer having a substrate assembly with electronics for an LED array and image processing electronics on an interface board;

FIG. 2a is a diagram illustrating the bow effect compared to the  
10 ideal exposure plane;

FIG. 2b is an example of various bow effects resulting from nonaligned LED elements;

FIG. 3 is an illustration of the type of coarse electronic alignment performed to correct for nonaligned element;

FIG. 4 illustrates data flow to make the correction of the type  
15 shown in FIG. 3;

FIG. 5 is a timing diagram for the coarse correction shown in FIG. 4;

FIG. 6 is a block diagram for an interface board containing the  
20 coarse correction described in FIGS. 3, 4 and 5;

FIG. 7 is an illustration of the type of fine adjustment used to correct for LED elements nonaligned by only a single pixel pitch;

FIG. 8a is a high level block diagram of the fine adjustment function illustrating the relative placement of functions on the  
25 interface board and the substrate, as envisioned by the first preferred embodiment of the invention;



FIG. 8b is a block diagram of the fine adjustment electronics placed on the substrate as envisioned by the first preferred embodiment of the invention;

FIG. 8C is a block diagram of the fine adjustment electronics placed on the interface board. as envisioned by the first preferred embodiment of the invention;

Fig. 8d is a timing diagram for the diagrams of FIGS. 8a and 8b;

FIG. 9a is a block diagram of the fine adjustment electronics as envisioned by the second preferred embodiment of the invention;

FIG. 9b is a diagram of the delay block shown in FIG. 9a illustrating circuits that are reproduced once per driver on the substrate within the second preferred embodiment of the present invention; and

FIG. 10 is a fine adjustment timing diagram for the circuitry shown in FIGS. 9a and 9b;

FIG. 11 is a block diagram of the fine adjustment circuitry employed per driver;

FIG. 12 is a detailed block diagram of the fine adjustment circuitry that is reproduced for each LED element;

FIG. 13a is a diagram illustrating the odd and even pixel shifted the same;

FIG. 13b is a diagram illustrating the odd pixels only being shifted by  $\frac{1}{4}$  of a line and even pixels not shifted;

FIG. 13c is a diagram illustrating the even pixels only being shifted by  $\frac{1}{4}$  of a line and odd pixels not shifted; and

FIG. 14 is an interface board block diagram for the second preferred embodiment.

Detailed Description of the Preferred Embodiments

5        FIG. 1 is an assembly drawing illustrating an electrophotographic writer, generally referred to as 1, having a substrate assembly 7 containing an LED array with associated electronics and image processing electronics contained on an interface board 4. The writer 1, as shown in FIG. 1, is known within the prior art. The present invention pertains to improved electronics within the  
10        interface board 4 and the substrate 7 to provide increased electronic correction for mechanical misalignment of the LED array on the substrate 7.

FIG. 2a is an illustration of the previously discussed bow effect  
15        12 compared to the ideal exposure plane 14, while FIG. 2b is an example of cumulative bow effects 22 that result from misalignment of LED elements within the LED array compared to the ideal exposure plane 24. It is evident by looking at FIG. 2b that the pixel alignment error in-track direction (bow) can exceed the amount of a  
20        pixel pitch within the line. Accordingly, there is a need to perform an alignment of the LED array such that the resulting pixels are more in line with the ideal exposure plane to obtain greater linearity. As previously discussed, prior art teachings have been helpful in providing correction to the amount of a single pixel pitch. However,  
25        these prior art teachings have not provided any insight into correcting the linearity of the LED array to less than a single pixel pitch. The present invention provides for both a coarse adjustment that will bring

pixel alignment within approximately one pixel of the ideal exposure plane. Additionally, the present invention provides a fine adjustment that will align the pixels within a fraction of a single pixel pitch tolerance with respect to the ideal exposure plane, resulting in

5 substantially greater linearity. These correction techniques are performed employing electronic correction for both the coarse and the fine correction within the preferred embodiment to insure that the printing of data from the LED be accurate to a fraction of a pixel pitch. Coarse adjustment will have different printing lines rearranged

10 electronically based on the measured pixel position error from a theoretical straight line. Additionally, fine adjustment is electronically performed to arrange pixels to a fraction of a pixel pitch.

FIG. 3 is an illustration of a coarse electronic printhead

15 alignment (CEPA) that is performed by the preferred embodiment of the present invention to correct for mechanical misalignment of LED elements 32 that is inherent with the manufacturing process. The CEPA adjustment function will electronically incorporate the following features to create the corrected pixels 33. First, a

20 determination is made of a number  $s$  that is used to represent the number of shift values of unique selectable line delay increments that will be employed for each of the LED elements within the exposure device. The number  $s$  can be made applicable to virtually any size by changing the number of bits used to represent the number  $s$ , let  $m$

25 represent the bit depth, then the number can be represented as  $s = 2^m$ . The CEPA function is envisioned to correct coarse element exposure data by delaying whole line increments. FIG. 3 is an exploded view

of the coarse correction operation illustrating 4 unique inter track (IT) line shift values that are possible (0, 1, 2 or 3) for electronic shifting of data. It will be understood by those skilled in the art that more than 4 unique IT values are possible depending on the specific design.

- 5 FIG. 3 illustrates the implementation of the preferred embodiment of coarse adjustment used to correct mechanically non-aligned elements and produce an electronically coarse aligned in-track (IT) exposure plane.

- FIG. 4 illustrates the basic data flow envisioned to make the coarse correction of the type shown in FIG. 3. The coarse correction data flow as shown in FIG. 4 is only for a 19-element wide section area. This 19-wide element section is for the purposes of illustration. The preferred embodiment will have thousands of elements. However, the data flow for the entire printhead would be far too large to reproduce herein. Therefore, FIG. 4 illustrates only a 19-element section. The coarse measurement data is obtained from an in-track (IT) scanning position measurement procedure that is used to determine the coarse shift amounts for the individual elements. This information is stored in the CEPA  $m$ -bit register where it can be read to implement the individual element coarse shift amounts. This example shows  $m$  being 2 resulting in 4 ( $2^m = 4$ ) possible line shift increments (0, 1, 2 or 3). The image length = 50 illustrated over the 19-element wide section is 50 lines.
- 10  
15  
20

- FIG. 5 is a timing diagram for the coarse correction data flow shown in FIG. 4. The top of FIG. 5 illustrates the timing at the start of an image while the bottom of FIG. 5 illustrates the timing at the end of an image. The following discussion of the timing diagram shown
- 25

in FIG. 5 should be viewed in conjunction with the CEPA data flow diagram shown in FIG. 4. At the occurrence of 1<sup>st</sup> line clock, data that has not been shifted at all within the CEPA data line 1, shift 0 data, begins processing, all higher shift values that represent data that needs  
5 to be shifted get blank data. At the occurrence of the 2<sup>nd</sup> line clock, data that is to be shifted by one line within the CEPA data line 1, the shift 1 data, as well as the shift 0 data within CEPA data line 2 is processed with all higher shift values getting blank data. At the occurrence of the 3<sup>rd</sup> line clock, data that has not been shifted at all  
10 within the CEPA data line 3, as well as shift 1 data within the CEPA data line 2 and shift 2 data within the CEPA data line 1, begins flowing, and all higher shift values pause and get blank data. At the 4<sup>th</sup> line clock the shift 3 data for CEPA data line 1, as well as the shift 2 data for CEPA data line 2, the shift 1 data for CEPA data line 3 and  
15 the shift 0 data for CEPA data line 4, begins flowing. This process continues through all of the lines as shown at the bottom of FIG. 5. Note:  $(2^m-1)$  extra line clocks are needed for complete image processing.

FIG. 6 is a block diagram illustrating the functions performed  
20 by the interface board 60, including the CEPA function as envisioned by the first preferred embodiment of the present invention. The CEPA function shown in FIG. 6 is performed using values that are stored for each of the LED elements. This design approach allows the CEPA function to be adaptable to virtually any width of exposure  
25 device and any element exposure device format, e.g. binary (on-off) or gray level (any bit size). Also, the CEPA function is applicable for any element spacing (e.g., 300dpi, 400dpi, 600dpi, 1200dpi, . . . etc.).

09876305-053004  
FOUOESQ-50202860

The hardware that is used to implement the CEPA function can be directly on the interface-board 60 itself, or somewhere previously in the path of the image processing electronics. The CEPA function can be performed wholly or partially in an ASIC, or a similar technology device. In the first preferred embodiment, an FPGA is employed on the interface board 60 to provide control electronics for the CEPA function. There are numerous discrete memory devices provided within the CEPA function. It will be understood by those skilled in the art that this does not necessarily have to be the case. Currently, FPGA technology has advanced to the extent that these memory devices can, at least partially, be located within the FPGA itself, as will be discussed later in the second preferred embodiment.

The SWIM/USB port 88b contains an 8K internal SRAM 62 that is the working memory for the software to use to perform necessary operations to the interface board 60 devices. The software needs such an area to perform operations to data and arrays of data. This memory is volatile, meaning it will lose its contents when power is removed.

A Re-Transmit Line (RTL) feature is included to improve image quality. RTL is performed with the CEPA block and the FPGA, which work together to perform RTL, the FPGA contains the RTL control logic, the CEPA is the memory that actually stores the line data. In the event of a transmission error in the high-speed serial image data path link the RTL circuit will detect the error and discard all image line data and replace to discarded data with the previous line of image data. The RTL will, thereby, prevent the corrupt image data

from being exposed on the print. Data can occasionally become corrupt due to EMI, or ESD or power line surges type disturbances.

High Speed Serial Receiver 64 receives the high-speed image data from the output image path board (not shown). Flash 66 is used to store writer specific data. Flash 66 is a non-volatile (NV) memory within the preferred embodiment in order to hold its contents when power is removed. The information held within Flash 66 is information such as printhead specific LUT (look up table) data, printhead calibration and scanning data, printhead specific CEPA/FEPA information and other data that is specific for that printhead. This specific data is determined initially and does not need to be determined again. Accordingly, there are substantial advantages to storing this information locally. Local storage removes the need to store printhead specific files in another area, which is traditionally a hard drive in the main machine platform and then download the information to the printhead. Writer Interface Controller 88 is the brains of the interface board 60 and allows the printhead to perform necessary setup procedures without requiring assistance from other processors or controllers, which would traditionally be placed within the main machine platform. A substantial advantage is achieved over prior art designs because all printhead operations are performed within the printhead itself, increasing the data throughput and making the printhead very self-sufficient. The implementation of writer interface controller 88 in the first preferred embodiment is a discrete microcontroller on the interface board 60. However, it will be understood that modern FPGA devices would allow the placement of the entire writer interface controller 88 within a larger FPGA on the

interface board 60, which is a design that will be addressed in the second preferred embodiment.

BINCOR 165 comprises synchronous flash memory “sync flash”, which is a type of non-volatile type memory used to provide  
5 the correction tables (COR) that contain the writer correction features in a manner that is, essentially, consistent with prior art patents. While the correction performed by the COR tables is consistent with conventional techniques, the inclusion of the COR tables on the interface board 60 provides an advantage of the present invention.  
10 Typically within the prior art, the COR tables are placed earlier in the image processing path. The printhead brightness tables (BIN) contain writer brightness correction feature in a manner that is known within the prior art and are also found in BINCOR 165. The CEPA corrected image data then drives the COR LUT. All data sequentially flows  
15 through both CEPA 63 and the LUTs within COR 61. The BIN 65 tables run in parallel with the COR 61. The data from the BIN 65 drives one-half of the COR 61 by supplying input for LED specific brightness identification so that the appropriate COR correction is done. The corrected CEPA data drives the other half of the COR 61.  
20 Image data and LED address generator drives BIN/COR 165 directly. Corrected image data out of the BIN/COR 165 is stored in the RTL/CEPA buffer. The packet router is firmware controller logic (in FPGA) that manages data packet flow to/from SWIFT board and host board. CEPA corrected image data is read out of the RTL/CEPA  
25 buffer based on the CEPA correction address , which is composed the LED address and the CEPA LUT value.



09070305 053001  
T0050 50020860

Data segmenter/LED driver IC control (SEG) 68a formats and synchronizes the data appropriately to match the driver IC data bus. SEG 68a is performed within FPGA 68 in the first preferred embodiment. Data flows through the CEPA 163 circuit in a manner  
5 similar to FIFO technology on interface board 60. Printhead bow correction 163a is the electronic LED alignment, previously discussed, that is performed within CEPA 163. The CEPA 163 is implemented with a sync flash memory, as described above, and not inside the FPGA 68, due to the memory size requirements of CEPA  
10 163 which are too large to be cost effective implemented within a FPGA. The CEPA 163 and bow correction 163a is performed after the BINCOR 165 in a serial manner.

The CEPA 163 function shown in the preferred embodiment is controlled from within FPGA 68 such that the performance of the  
15 CEPA function is similar to the operation of a FIFO. The FIFO-like operation is provided by virtue of the logical elements available within FPGA 68, as well as RTL/CEPA 163 and the memory resources available from BINCOR 165. It is also envisioned that an architecture could employ discreet FIFO components, as well as by  
20 implementing the CEPA 163 in custom VHDL code within FPGA 68. Also CEPA 163 can be implemented using VHDL code within a SRAM memory device. Numerous other configurations will be apparent to those skilled within the art.

Still referring to FIG. 6, clock generator 68c is formed within  
25 FPGA 68 and contains an exposure clock memory as well as delay circuitry that is used by the fine electronic printhead alignment (FEPA) to create a series delayed version of latching and clocking

signals. The first embodiment of the present invention, employs a design wherein these delayed signals are created on the interface board in order to alleviate the ASICs on the printhead substrate from having to provide the circuitry necessary to perform these functions.

- 5 The delay circuitry of the FEPA function will make available several versions of latching and clocking signals that allow the electronic fine-tuning of exposure data to within a fraction of a pixel pitch.

FIGS. 7a and 7b are illustrations of the Fine Electronic Printhead Alignment (FEPA) function that provides the precise  
10 adjustment needed to correct LED element misalignment that still remains after the course correction performed by the CEPA. After application of the CEPA function, the LED element misalignment results in the CEPA aligned pixels 72, shown in FIG. 7a, that are misplaced by as much as a pixel pitch (in the case of the preferred  
15 embodiment this pixel pitch is 1/600"). Therefore, the present invention provides a FEPA function to bring the overall alignment of the FEPA corrected pixels 73, shown in FIG. 7b, closer to the ideal exposure plane. The FEPA function envisioned by the first preferred embodiment accomplishes the fine tuning of printhead pixel data by  
20 dividing the circuitry between the interface board 60 and the printhead substrate. The interface board 60 contains circuitry that provides various offsets for pixel data. The printhead substrate will select one of these various delays and implement the delay to place the pixel data closer to the ideal exposure plane. The FEPA circuitry that is placed  
25 on the printhead substrate is placed within integrated circuits that are the drivers for the LED elements. Elements to the FEPA function can be performed on a per driver basis, a per pixel segment basis (such as

groups of 2, 4, 8, etc. elements) or a per pixel element basis. FIGS. 7a and 7b show an exploded view of the FEPA operation wherein 2-bits (resulting in 2 or 4 unique delay values) are used. FIGS. 7a and 7b show graphically how the FEPA can correct for mechanically non-aligned elements and produce an electronically aligned in-track (IT) exposure plane.

Referring to FIG. 8a, the functional layout of the FEPA function between the interface board 60 and the printhead substrate 130 is illustrated as envisioned by the first preferred embodiment of the invention. As previously discussed, the interface board 60 contains the FEPA Delay Block 160 which is circuitry that is used to create various delayed versions for each of the MCLK, LATCHz, and ECLKz inputs by a given amount. The FEPA Delay Block 160 will output several FEPA signals to the printhead substrate 130, which contains the remaining portion of the FEPA function. As illustrated in FIG. 81, the combining of FEPA signals on a single circuit path is used to reduce the number of signal paths between the interface board and the printhead substrate. Signals such as Latchc0 and Latch 2 are active at different times and, accordingly, can use the same circuit trace without conflict. Therefore, they are both placed on the same circuit path, Latchz 02. In a similar manner, Latchz 13 combines Latch1 and Latch3, Eclkz 02 combines Eclk0z and Eclk2z, and Eclkz 13 combines Eclk1z and Eclkz3. Select 1 and Select 2 are provided to allow selection between the combined signals. Data, Shft clk and Token z arrive from other areas of the interface board 60.

FIG. 8c is a more detailed block diagram of the FEPA Delay Block 130 that is placed on the interface board 60. Each of the ECLK

and the LATCH signals will traverse three delay circuits 162a, 162b, and 162c that each comprise up to 1024 flip-flop delay, these circuits are programmable, meaning the number of flip-flops used within the delays can be altered by the FEPA delay register 163 which, in the preferred embodiment, has 11 bits. This circuitry shown in FIG. 8c produces three more time delayed versions of the ECLK and LATCH signals, yielding a total of four possible choices of each: 1) no delay; 2) 25% line delay; 3) 50% line delay; or 4) 75% line delay. The 11-bit FEPA delay register 163 is used to control each delay block to be approximately 25% of the process line time. By making this register a JTAG accessible register, the delay times can be adjusted to match any process print speed. In the first preferred embodiment, the ECLK and LATCH signals are each provided with three delay circuits 162a, 162b, and 162c, yielding four versions of each signal that are time offset by 25). However, by increasing the clocking frequency for the flip-flops used in delay circuits 162a, 162b, and 162c, the delay circuits could be reused such that the first delay circuit 162a would also serve as the fourth delay circuit 162a, the seventh delay circuit 162a and so on. The second delay circuit 162b would also serve as the fifth delay circuit 162b, the eighth delay circuit 162b and the third delay circuit 162c could be used as the sixth delay circuit 162c and the ninth delay circuit 162c. Here, select1 and select2 signals would control which delayed signal is used. The 11-bit FEPA delay register could control the number of clocks in each of the delay circuit 162a, 162b, and 162c. The amount of resolution could be increased from 25% (1/4) of a line to 17.5% (1/7) of a line and even further to 10% (1/10) of a line. Additionally, it is envisioned that instead of

09370305-163001  
FOUOES-50504869

employing three delay circuits 162a, 162b, and 162c for each of the ECLK and LATCH signals, that only two be employed and reused as discussed above. Such a design would yield a FEPA resolution of 20% (1/5) of a line employing a design requiring less circuitry and  
5 that also could provide delays that can be reused to provide additional delays.

Still referring to FIG. 8c, Multiplexer 168a, combines Latchc0 and Latch 2 into the latchz\_02. In a similar manner, Multiplexer 168b, combines Latch1 and Latch3 into Latchz\_13, Multiplexer 168c  
10 combines Eclk1z and Eclkz3 into Eclkz\_13 and multiplexer 168d combines Eclkz0 and Eclkz2 into Eclkz\_02. Select1 and Select2 are used to select between the combined signals, as shown.

FIG. 8b is an illustration of the FEPA function of the first preferred embodiment that is provided on the printhead substrate 130  
15 and incorporates numerous features that those skilled in the relevant art will understand can be applied individually or in combination. The FEPA circuitry is provided on a per LED basis, on a per segment basis (per 16 LED in FIG 8b) and on a per ASIC basis. These three distinct sections to the FEPA function are illustrated in FIG. 8b. The circuits  
20 the are provided on a per ASIC basis which are the switch circuit 70. The switch circuits 70 comprise switch blocks 77a, 77b, 77c, and 77d that are provided on the printhead substrate for each ASIC. Four exposure clocks and four exposure latch signals arrive in pairs, combined on four signal lines such that two different delay versions of  
25 each signal are contained on each line. Therefore, the ECLKz\_02 signal line will carry both the ECLK signal that has a zero delay as well as the ELCK signal that has been twice delayed as a single input

to switch block 77c. In a similar manner the ECLKz\_13 signal line will carry both the ECLK signal that has been once delayed as well as the ELCK signal that has been three times delayed as a single input to switch block 77d. The LATCHz\_02 signal line will carry both the

5 LATCH signal that has a zero delay as well as the LATCH signal that has been twice delayed as a single input to switch block 77a. In a similar fashion the LATCHz\_13 signal line will carry both the LATCH signal that has a zero delay as well as the LATCH signal that has been twice delayed as a single input to switch block 77b. These

10 combined signal lines are possible because the signals they carry are never active at the same time. Additionally the switch blocks in the preferred embodiment are double pole/double throw switches that provide two outputs. One of the outputs for switch blocks 77a, 77b, 77c, and 77d will be ground while the other output will be the selected

15 signal. The signal used from each of switch blocks 77a, 77b, 77c, and 77d is determined by select lines SELECT1 and SELECT2, which determine the output of the switch blocks 77a, 77b, 77c, and 77d in accordance with the delay truth table seen in FIG. 8a.

Each of the select lines SELECT1 / SELECT2 control switch

20 blocks 77a, 77b, 77c, and 77d which comprise the switching circuitry to select one of either the latching or the clocking signals that are then placed on a single signal line. This circuitry allows the delay0/delay2 signals and the delay1/delay3 signals to use the same signal line with only one of the signals active at any given time. This results in fewer

25 lines that need to be routed from the interface board to the substrate containing the ASICs and LEDs. In the preferred embodiment the delays are envisioned as being in increments of 25%. Therefore,

5 implementation requires that the 257 period exposure clock cycle (one cycle per line) is less than 25% of line time. In other words, if the process dictates that a line be printed every 100 uSec then the 257 period exposure clock cycle must be 40 uSec or less.

Switch circuit 70 is provided such that there is one per ASIC to produce four unique exposure clock and latch signal pairs illustrated in FIG. b. The delayed Eclk's and the corresponding delayed Latch signals go to all six MUX/Counter blocks. The software accessible 2-bit FEPA register (one for each MUX/Counter block) selects which FEPA delay value (0, 1, 2, or 3) of the incoming delay signals to use. This selected exposure clock and corresponding latch signal gets sent to all LED's in the section. In this diagram each section contains 16 LED's but can be adapted to be any size including one LED per section for individual element control.

The next area to be discussed in Fig. 8b is the segment block 75 which is provided multiple times per ASIC on the printhead substrate. In the first preferred embodiment, there will be six segment blocks 75 provided per ASIC, with each containing multiplexers 78a and 78b, as well as UP/DOWN Counter 79 and 2-bit FEPA Register 76. The segment block 75 divides each of the ASICs (the driver IC) into 6 FEPA sections (with 16 LED elements allocated for each of the per segments) but can easily be adapted to any size section per LED, including one per element. The latch signals intLatch0z, intLatch1z,

intLatch2z and intLatch3z from switch blocks 77a and 77b are input into 4 to 1 multiplexer 78a. The intEclk0z, intEclk1z, intEclk2z and intEclk3z signals from switch blocks 77c and 77d are input into 4 to 1 multiplexer 78b. The 2-bit FEPA register 76 in segment block 75 is applied to multiplexers 78a and 78b to allow unique delay selection of latching and clocking signals, either delay0, delay1, delay2, or delay3. The 2-bit FEPA Register 76 provides the selection for multiplexers 78a and 78b. The 2-bit FEPA Register 76 is a 2-bit software accessible register (one per segment) that determines which if  $n$  values for the delayed Eclkz / Latchz signals to send to each element within that segments blocks. In the preferred embodiment, previously discussed, the value of  $n$  is 2. The software addressability of the 2-bit FEPA Register 76 is provided within the preferred embodiment via JTAG lines. The 2-bit FEPA register is programmed through the JTAG lines. The value that is placed in the 2-bit FEPA register is determined by using production scanning equipment that will measure the Y location of each LED. Software will take this data and produce the required 2-bit numbers needed for each specific printhead. Up/Down counter 79 is an 8-bit counter that controls the Exposure cycle. The DlyLatch signal resets the Up/Down counter, each falling edge of the Dlyclk signals increment/decrement the counter by one.

The portion of FIG. 8b is the LED block 80 having circuits on the substrate that are provided for each of the LEDs. The circuits and signal paths ending with “\_x” indicate circuitry that is repeated for each LED element. Incoming exposure data gets stored in p-bit latch 82 on the edges of ShftClk. P-bit latch is the only circuit shown within LED Block 80 that is provided for the entire ASIC. Each



individual LED element has its exposure data latched into an individual p-bit master register\_x 83 on the edge of the Token signal during the data loading for each line. This is illustrated in the timing diagram of FIG. 8d. All of the LED elements have data that is latched  
5 into their respective SlaveA register\_x 84 on the edge of the Latch 0z signal. Data from the SlaveA register\_x is latched into the SlaveB\_x register 85 on the edge of the delayed Latch (DlyLatch) signal. The DlyLatch signal and a corresponding delayed Eclk (DlyEclk) signal feed the exposure circuit simultaneously. The falling edge of  
10 DlyLatchz (the delayed Latchz signal) transfers the SlaveA data to the SlaveB register and also resets the exposure circuit. **NOTE:** The first falling edge of the delayed exposure clock train (DlyEclkz) begins the exposure circuit of the element.

The first preferred embodiment of the FEPA function is  
15 designed to reduce the circuitry that is allocated to individual ASICS on the LED substrate. This design approach requires additional circuit paths to run throughout the printhead and is the subject of the first preferred embodiment. The first preferred embodiment creates common circuitry on the interface board to reduce the number of  
20 circuit that have to included in ASICs on the printhead board. . This is accomplished within the present invention by designing the FEPA function in conjunction with the design of the CEPA function. The FEPA design, as envisioned by the first preferred embodiment of the invention, is placed partially on the interface board. Preferably, the  
25 part that is partially placed on the interface board is the circuit that creates multiple delays, each of which are intended of fine adjustment of a pixel. Accordingly, each of the delays is a fraction of a line

period to adjust the pixels by an equivalent fraction of a pixel pitch. The FEPA circuit provides  $n$  unique selectable delay clock cycles derived from the incoming exposure clock signal and provides  $n$  unique selectable latch signals from the incoming line latch signal.

5 The present invention specifically envisions that the FEPA be adjustable to virtually any resolution simply by changing the bit depth  $n$ . Both the ECLK and the MCLK are derived from the same high-frequency clock, and they are synchronized with one another. ECLK and MCLK within the preferred embodiment are based on a 60MHz

10 clock. MCLK is 60MHz as of right now and ECLK is 30MHz or less as it changes throughout the exposure cycle within a given line.

#### Second Preferred Embodiment of the Invention

FIG. 14 is a block diagram illustrating the functions performed

15 by the interface board 170 within the second preferred embodiment of the invention. In the second preferred embodiment, a larger FPGA is employed than in the first embodiment to enable the inclusion of several of the functions that were performed by discrete components in the first embodiment. Functions such as the CEPA function 173,

20 the BIN tables 175 and even the writer interface micro-controller 178b are performed within the FPGA 178a. This is made possible by the ever higher integration of FPGA devices, as well the placement of memory facilities within these devices. As shown in FIG. 14, the CEPA function 173 is performed on the interface board to the

25 printhead using values stored for each of the LED elements. In this manner, the CEPA function can be applicable to any width exposure device and any element exposure device format, e.g. binary (on-off)

or gray level (any bit size). Also CEPA is applicable for any element spacing (e.g., 300 dpi, 400 dpi, 600 dpi, 1200 dpi, . . . etc.). The hardware to implement the CEPA can be either directly on the interface-board 170 itself, or somewhere previously in the path of the image processing electronics. It can be performed in an ASIC or in an FPGA, or a combination of the two, or a similar technology device. In the second preferred embodiment, the FPGA 178a on the interface board contains most of the circuitry for the coarse correction, which is located on the interface board 170. The SRAM 172 is the working memory for the software used to perform necessary operations on the interface board 170 devices. The software needs such an area to perform operations to data and arrays of data. This memory is volatile, meaning it will lose its contents when power is removed. High Speed Serial Receiver 174 receives the high-speed image data from the output image path board (not shown). Flash 176 is a memory device used to store writer specific data. This memory is a non-volatile (NV) memory within the preferred embodiment (flash memory) in order to hold its contents when power is removed. The information held within Flash 176 is information such as printhead specific LUT (look up table) data, printhead calibration and scanning data, printhead specific CEPA/FEPA information and other data that is specific for that printhead. This data is determined initially and does not need to be determined again. Therefore, there is a substantial advantage to store this information locally. Local storage removes the need to store printhead specific files in another area, traditionally a hard drive in the main machine platform. Writer Interface Controller 178b is the brains of the interface board 170 and allows the printhead

to perform all the necessary setup procedures without requiring assistance from another CPU or controller, which would traditionally be placed within the main machine platform. This provides a substantial advantage to prior art designs, since all printhead  
5 operations are performed within the printhead itself, making the printhead very self-sufficient. The implementation of writer Interface Controller 178b can be by either using a discrete microcontroller , or modern FPGA architectures allow the placement of the entire writer Interface Controller 178b within the FPGA 178a on the interface  
10 board 170. The new Re-Transmit Line (RTL) 179 feature will improve image quality. In the event of a transmission error in the high-speed serial image data path link the RTL 179 circuit will detect the error and discard all image line data and replace to discarded data with the previous line of image data. The RTL 179 circuit will,  
15 thereby, prevent the corrupt image data from being exposed on the print. Data can occasionally become corruption due to EMI, or ESD or power line surges type disturbances. The Correction Tables (COR) 171 provides writer correction features in essentially a manner that is consistent with prior art patents. However, the inclusion of the COR  
20 171 tables on the interface board 170 is an advantage of the present invention. Typically, these tables are found earlier in the image processing path. Data segmenter/LED driver IC control (SEG) 178c formats and synchronizes the data appropriately to match the driver IC data bus. The Printhead brightness tables (BIN) 175 contain writer  
25 brightness correction feature in a manner that is known within the prior art. On the interface board 170, data flows through the CEPA 173 circuit in a manner similar to FIFO technology. CEPA 173 is one

of many functions contained on the FPGA 178a. In FIG. 14 the CEPA 173 is in series with the COR 171. The CEPA corrected image data then drives the COR LUT. All data sequentially flows through both CEPA 173 and the LUTs within COR 171. The BIN 175 tables  
5 run in parallel with the COR 171. The data from the BIN 175 drives one-half of the COR 171 by supplying input for LED specific brightness identification so that the appropriate COR correction is done. The corrected CEPA data drives the other half of the COR 171.

The CEPA 173 function, as shown in the preferred  
10 embodiment, is formed within FPGA 68a and is similar to a FIFO based architecture. FPGA 178a permits this by providing both logical and memory elements to create a FIFO based circuit. It is also envisioned that an architecture could employ discreet FIFO components, as well as by implementing the CEPA 173 in custom  
15 VHDL code within FPGA 178a. Also CEPA 173 can be implemented with VHDL code in conjunction SRAM memory device. Numerous other configurations will be apparent to those skilled within the art.

Referring to FIG. 9a, a high level block diagram of the FEPA block diagram, as envisioned by the second preferred embodiment of  
20 the present invention, for a single LED element can be broken into two basic areas. The first includes circuits that are associated with multiple LED elements. The second are those circuits that are associated with individual LED elements. The circuits and signal paths ending with “\_x” indicate circuitry that is repeated for each  
25 LED element. Incoming exposure data gets stored in p-bit latch 182 on the edges of ShftClk. Each individual LED element has its exposure data from p-bit latch 182 latched into an individual p-bit

master register\_x 183 on the edge of the Token signal during data loading. All of the LED elements have data that is latched into their respective SlaveA register\_x 184 on the edge of the Latch signal. Data from SlaveA register\_x 184 is latched into the SlaveB\_x register  
5 185 on the edge of the delayed Latch (DelayLatch\_x) signal.

SHIFTCLK, Token and Latch are control timing signals for loading data to the writer driver ASICs

The DelayLatch\_x signal and a corresponding delayed Eclk (DelayEclk\_x) signal feed the exposure circuits simultaneously. The  
10 foregoing discussion relating to FIG. 9a pertains to a FEPA circuit for a signal LED element. The derivation of the DelayLatch\_x signal and corresponding DelayEclk \_x signals shown in FIG. 9a are more clearly shown in FIGS. 9b and 12.

FIG. 9b is a block diagram for the delay circuit 188 shown in  
15 FIG. 9a. As seen in FIG. 9b, up to  $n$  delays are available for fine adjustment of each of the LED drivers. The master Eclk signal 93 connects to one set of  $n$  delay circuits 92 and the SlaveA data latch signal Latchz 91 connects to another set of identical delay circuits 94. Delay circuits 92, 94 then create  $n$  delayed Eclks and  $n$  delayed Latch  
20 signals then go to their respective (1 of  $n$ ) MUXs 98, 99 with their respective select registers 96, 97. There are two MUXs in the preferred embodiment as clearly seen in FIG. 12, where  $n$  is equal to 3 as a result of a 2-bit value used to represent  $n$  in the delay select register. The software accessible register (one for each element)  
25 selects which  $n$  delay value (# of Dclk delays) of the incoming Eclkz to use and also the corresponding delayed Latchz signal to use for that specific element. As envisioned by the preferred embodiment of the

present invention, each LED driver will have the circuit as shown in FIG. 12, which will select one of the delays as the delayedLatch\_x or delayEclk\_x signal shown in Fig. 9a.

FIG. 10 is a signal timing diagram for the FEPA circuit as seen in FIG. 9a. The falling edge of Tokenz begins element data loading to the element token master registers on the edges of Token\_x signals. Falling edge of Latchz transfers master register data to ALL SlaveA registers simultaneously (each element contains a unique SlaveA). Master Eclkz and master Latchz each feed an n-delay block. The n-bit software accessible registers (one per element) determine which *n* value of delayed Eclkz / Latchz signals to use for each element. The falling edge of DelayLatchz (the delayed Latchz signal) transfers the SlaveA data to the SlaveB register and also resets the exposure circuit. **NOTE:** The first falling edge of the delayed exposure clock train (DelayEclkz) begins the exposure circuit of the element.

It is also envisioned that it is desirable to reduce the total number of interconnects that are required by the system to implement the FEPA function, which is the design approach employed by the second preferred embodiment of the invention. Reducing the number of interconnects is important because the spatial configurations of printheads are constantly being more rigidly defined with increased demands for higher resolution and quality. Signal paths on a printhead take space and, generally, must run to many of, if not all, the driver circuits servicing each of the LED elements. Reducing the number of signal paths required results in a more economically manufactured device. This is accomplished within the present invention by the design of the FEPA made in conjunction with the

design of the CEPA. The FEPA design, detailed herein, provides  $n$  unique selectable delay clock cycles derived from the incoming exposure clock signal and provides  $n$  unique selectable latch signals from the incoming line latch signal. The present invention  
5 specifically envisions that the FEPA be adjustable to virtually any resolution simply by changing the bit depth  $n$ . Both the ECLK and the DCLK are derived from the same high-frequency clock, and they are synchronized with one another. ECLK and DCLK, within the preferred embodiment, are based on a 30MHz clock. DCLK is  
10 30MHz, as of right now, and ECLK is 30MHz or less, as it changes throughout the exposure cycle within a given line.

In order for the FEPA to be effective, it is necessary that each LED element have a data exposure start time that can be delayed in fractions of whole line increment to allow for a fine spacing  
15 adjustment of the placement of LED elements during exposure. The Delay clock (Dclk) is a fixed clock reference for the unique fixed delays. This clock frequency can be changed to produce any desired delay increments. Note that in FIG. 7b,  $T=1$  Dclk period. In the preferred embodiment there are 4 delays 0, 1, 2, and 3. However, it is  
20 also envisioned that many more delays could also be employed within a FEPA circuit design by allowing more bits to be employed within the delay circuit that create the delay clocks. The  $n$ -bit software accessible register would also have to increase in size because the more delays desired the larger value for  $n$  that must be employed to  
25 achieve 1 of  $n$  delay selection for each LED element. This register can be designed to be loaded with the input data bus path. This register can be designed to be JTAG compatible for testability



reasons, which would also allow this register to be loaded from the JTAG serial data path.

The FEPA, as envisioned, is applicable to any width of LED elements used as the exposure device. Furthermore the FEPA design, as envisioned by the present invention, is applicable to any element exposure device format, e.g., binary (on-off) or gray level (any bit size), and it is also applicable for any element spacing (e.g., 300 dpi, 400 dpi, 600 dpi, 1200 dpi, . . . etc.)

FIG. 11 is a block diagram of the FEPA circuitry per LED 110 that is employed by the second embodiment of the present invention for every LED element. In the second preferred embodiment, each driver provides the circuitry required for 96 LED elements, and there are 112 drivers or ASICs' total within the preferred embodiment. In the preferred embodiment, each ASIC driver will provide the FEPA circuitry necessary to uniquely control the exposure periods for each of the 96 LED elements. In FIG. 11, each the ECLK and the LATCH signals will traverse three delay circuits 112 that comprise, within the preferred embodiment, three separate delay blocks. This produces three delayed versions of the ECLK and LATCH. This results in four possible choices of each: 1) no delay; 2) 25% line delay; 3) 50% line delay; or 4) 75% line delay. The 2-bit FEPA select registers (one per LED) are to be used to select one of the four possible choices of delay. A scan operation will performed to an assembled printhead to determine the sub-pixel delay required by each element. The 10-bit FEPA delay register is used to control each delay block to be approximately 25% of the process line time. By making this register a

JTAG accessible register, the delay times can be adjusted to match any process print speed.

Still referring to FIG. 11, the second preferred embodiment provides each the ECLK and LATCH signals with three delay circuits 112a, 112b, and 112c, yielding four versions of each signal that are time offset by 25%. However, in a manner similar to that described in the first embodiment, by increasing the clocking frequency used for the flip-flops in delay circuits 112a, 112b, and 112c, the delay circuits could regenerate additional delays such that the first delay circuit 112a would also serve as the fourth delay circuit 112a, the seventh delay circuit 112a and so on. The second delay circuit 112b would also serve as the fifth delay circuit 112b, the eighth delay circuit 112b and the third delay circuit 112c could be used as the sixth delay circuit 112c and the ninth delay circuit 112c. Here, select1 and select2 signals would control which delayed signal is used. The 11-bit FEPA delay register could control the number of clocks in each of the delay circuits 112a, 112b, and 112c. The amount of resolution could be increased from 25% (1/4) of a line to 17.5% (1/7) of a line and even further to 10% (1/10) of a line. Additionally, it is envisioned that instead of employing three delay circuits 112a, 112b, and 112c for each of the ECLK and LATCH signals, that only two be employed and reused, as discussed above, such a design would yield a FEPA resolution of 20% (1/5) of a line employing a design requiring less circuitry and that also could provide delays that can be reused to provide additional delays.

FIG. 12 is a detailed block diagram of the per LED element FEPA circuitry 120 that is used to adjust the pixel data such that the

5

10

25

and latch per element. If the present invention is implemented, the electronic bow correction at a segment level (such as groups of 2, 4, 8, 16 elements), then the present invention would only require the time delay per driver; a register; and a multiplexer per segment, resulting in additional savings in IC Driver cost. Similar methodology can be employed for FEPA at the per driver basis as well, so the exposure does not have to be centered the same way on a per driver basis to correct for bow. This approach can also be used in binary printing as well as multi-level printing as shown herein.

10       The present invention describes a printhead for electrophotographic printing wherein LEDs are driven from odd and even sides simultaneously. Both the odd and even elements are exposed in parallel. The FEPA architecture of the present invention can take great advantage of this architecture to a half-level fine correction control. By adjusting the delays such that the electronic positioning of the odd and even pixels are one arranged offset above or below the other, a level of adjustment that yields an appearance of substantially higher resolution is achieved. That is a half-level or a level that is in-between the  $\frac{1}{4}$  increments can be achieved by offsetting the odd and even pixels with respect to each other. This effectively provides twice as many FEPA correction levels of observable shift, which will further improve image quality.

25       In either the first or second preferred embodiments previously discussed, and also any embodiments that use multiple rows of LEDs, the offsetting of pixels in various rows by a different amount of delay can result in an appearance that is somewhere in-between delays, as if there were more delays or delays that are fractionally smaller. FIG.

09876305 053004  
T0050 50607360

13a is a diagram illustrating the odd and even pixel that is ideally shifted by the same amount in a perfect line.

FIG. 13b is a diagram illustrating the offsetting of odd pixels by shifting the odd pixels by  $\frac{1}{4}$  of a line and not shifting the even pixels  
5 resulting in the appearance of a system capable of shifting pixels  $\frac{1}{8}$  of a line. Note that the appearance sought is that illustrated in FIG. 13a.

FIG. 13c is a diagram similar to that of FIG. 13b illustrating only the even pixels being shifted by  $\frac{1}{4}$  of a line and odd pixels not  
10 shifted, resulting in the appearance of a system capable of shifting pixels  $\frac{1}{8}$  of a line. Note, once again, that the appearance sought is that illustrated in FIG. 13a.

The foregoing description details the best mode known for practicing the invention. Variations will be readily apparent to those  
15 skilled in the art. Therefore, the scope of the invention should be measured by the appended claims.

Parts List

- 1 writer
- 4 interface board
- 7 substrate assembly
- 12 bow effect
- 14 exposure plane
- 22 bow effects
- 24 exposure plane
- 60 interface board
- 61 correction tables
- 62 SRAM
- 63 Course electronic printhead alignment (CEPA)
- 64 high speed serial receiver
- 65 BIN tables
- 66 flash memory
- 68 FPGA
- 68a writer interface controller
- 68b writer interface controller
- 68c segmenter/LED driver control
- 69 re-transmit line feature (RTL)
- 70 switch circuits
- 72 final pixels
- 73 pixel
- 76 FEPA register
- 77a switch block
- 77b switch block
- 77c switch block

09070305-053004  
T0050-5050/050

77d	switch block
78a	multiplexer
78b	multiplexer
79	UP/DOWN Counter
82	p-bit latch
83	p-bit master register
84	SlaveA register_x
85	SlaveB register_x
92	delay circuit
93	Eclk signal
94	delay circuit
95	select register
97	select register
98	multiplexer
99	multiplexer
110	FEPA circuitry per LED
112a	delay circuit
112b	delay circuit
112c	delay circuit
120	FEPA circuitry
130	substrate board
160	FEPA Delay Block
162a	delay circuit
162b	delay circuit
162c	delay circuit
168a	multiplexer
168b	multiplexer

- 182 p-bit latch
- 183 p-bit master register
- 184 SlaveA register\_x
- 185 SlaveB register\_x
- 188 delay circuit